



Chaves e Capacitores

A. Petraglia
Universidade Federal do Rio de Janeiro
EPOLI/PEE/COPPE

Dopagem




Silício puro:
4 elétrons na camada
de valência



Silício dopado com
fósforo: 5 elétrons na
camada de valência

Semicondutor tipo n




Silício dopado com
boron: 3 elétrons na
camada de valência

Semicondutor tipo p

Chave CMOS


CHAVE CMOS




Processo: $0.8 \mu\text{m}$

$C_{ov} = 0,35 \times 10^{-9} \text{ F/m}$



$C_{ox} = 0,0015 \text{ F/m}^2$



$$I_D = \frac{W}{L} k_{PN} \left[(V_{GS} - V_{THN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$




Chave CMOS



Dimensões: 11,5 μm x 15,2 μm

Capacitores em Tecnologia CMOS



$$C = AC_{ox}$$


$$C_{ox} = \epsilon_{ox}/t_{ox}$$

$$\epsilon_{ox} \approx 3.5 \times 10^{-13} \text{ F/cm}$$


$$t_{ox} \approx 10 \text{ nm}$$

$$C_{ox} \approx 1.5 \text{ fF}/(\mu\text{m})^2$$

Processo: 0.8 μm




Capacitores




$$C = 200 \text{ fF}$$

← 6,5 μm →

Layout de Matrizes de Capacitores





Desenho



Fotografia



Capacitâncias Espúrias

Capacitâncias
de
Crossover



Capacitâncias
de
Crosstalk

Melhorias no Layout



Melhorias no Layout

